‹ BackHN Continuity

Thread

Samsung is expected to more than double output of its HBM4 and HBM4E DRAM

562 points · 458 comments · giuliomagnifico

  1. fooker · · focus · HN ↗
    What's the main blocker (other than the current inflated cost) for using HBM instead of DRAM as the primary memory for consumer electronics?
    1. bob1029 · · focus · HN ↗
      It's not that there's a blocker. It's that it takes roughly 3x the manufacturing capacity to produce an HBM package at the same storage capacity as DRAM. We are sacrificing total bytes for bandwidth.
      1. tliltocatl · · focus · HN ↗
        How so? FEOL is pretty much the same, BEOL is almost the same save TSVs, the packaging tech is different and more advanced, but not exactly 1:1 comparable. Do TSVs really occupy 3x the area of DDR IO's?
        1. Const-me · · focus · HN ↗
          See remark on the slide 11: <a href="https:&#x2F;&#x2F;www.servethehome.com&#x2F;micron-evolving-memory-architectures-for-ai-at-hot-chips-2026&#x2F;" rel="nofollow">https:&#x2F;&#x2F;www.servethehome.com&#x2F;micron-evolving-memory-architec... That presentation is by Micron.
          1. skavi · · focus · HN ↗
            direct link: <a href="https:&#x2F;&#x2F;www.servethehome.com&#x2F;micron-evolving-memory-architectures-for-ai-slide-11&#x2F;" rel="nofollow">https:&#x2F;&#x2F;www.servethehome.com&#x2F;micron-evolving-memory-architec...
            1. tliltocatl · · focus · HN ↗
              Yuck. Time to build an xSPI&#x2F;HyperRAM workstation (if only these had multi-bank chips).
              1. buildbot · · focus · HN ↗
                Sadly the $ per byte of xSPI and HyperRAM quite high
                1. tliltocatl · · focus · HN ↗
                  Yes, but enough to run a text editor, or even a mechanical CAD. Not an LLM, but that&#x27;s the point!
Open on Hacker News to reply ↗

Unofficial Hacker News client; not affiliated with Y Combinator.